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A 10-dB Small-Signal Graphene FET Amplifier
M.A. Andersson, O. Habibpour, J. Vukusic and J. Stake
We report on the realisation of a graphene FET microwave amplifier
operating at 1 GHz, exhibiting a small-signal power gain of 10 dB and
a noise figure of 6.4 dB. The amplifier utilises a matching inductor on the
gate yielding a return loss of 20 dB. The design is optimised for maximum
gain and the optimum noise figure is extracted by noise modelling and
predicted to be close to 1 dB for the intrinsic graphene FET at this
frequency. The presented results complement existing graphene FET
applications and are promising for future graphene microwave circuits.
Introduction: Solid-state transistor amplifiers are today fundamental
components in any microwave and millimeter wave receiver system, with
field effect transistors operating well into the terahertz range [1]. Recently
discovered graphene is certainly an interesting candidate in this context,
with its superior carrier mobilities of 100,000 cm2/V s and saturation
velocity of 4·107 cm/s [2]. However, applications of graphene FETs (G-
FETs) have so far been limited to frequency multipliers [3], mixers [4]
and voltage amplifiers [5]. Despite a record fmax = 35 GHz, there is only
one reported graphene microwave transistor with small-signal power gain
when loaded with 50 Ω, for which |S21|2 = 2 dB was achieved [6]. Due to
the low gain, there has been no possibility of performing an accurate noise
figure measurement. As a result, no study has been conducted on the noise
performance of G-FETs at microwave frequencies.
In this letter we demonstrate for the first time a G-FET microwave
amplifier matched to 50 Ω utilising an inductor on the gate (Fig. 1),
operating with 10 dB small-signal power gain at 1 GHz. The substantial
gain improvement enables the first noise figure report of a G-FET
amplifier, 6.4 ± 0.4 dB at 1 GHz. Finally, employing the noise model in
[7], the extrinsic and intrinsic minimum noise figures of the G-FET are
predicted to be approximately 3.3 dB and 1.0 dB, respectively, at 1 GHz.
G-FET Fabrication and Characterisation: The G-FET device design takes
it starting point in the expression |S21| ≈ 2Z0gm,exZ0gd,ex+1 . In this expression
gm,ex =
∂Ids
∂Vgs
and gd,ex =
∂Ids
∂Vds
represent the extrinsic transconductance
and extrinsic output conductance, respectively, as calculated from the
measured DC characteristics of the transistor. To achieve |S21|> 1
typically gm,ex > 15 mS is required, in combination with Rds,ex =
1/gd,ex = 100 Ω, corresponding to the weak current saturation in G-FETs.
In order to have a better understanding of the device amplifying
behavior based on its size and carrier transport parameters, DC simulations
were carried out by utilising the large signal model proposed in [8]. At a
drain voltage of |Vds| ≈ 1 V the important properties to have a sufficiently
high gm,ex are mobilities on the order of 2000 cm2/V s and a gate
capacitance per area Cox = 0.5 F/cm2. Additionally, a relatively wide
device is required, whereforeW = 60 µm was chosen. The channel length
was kept at Lg = 1 µm, for efficient gate modulation with the still high
contact resistances in G-FETs. Subsequently, a simulation was conducted
to verify the small-signal behavior to be satisfactory, especially |S21|> 1.
The fabrication of the G-FET was performed on single-layer graphene
on SiO2 produced by micromechanical exfoliation. E-beam lithography
was used to pattern the drain and source contacts, together with the
extended, outer ground plane of the coplanar waveguide (CPW) lines.
The metallisation consists of 1 nm Ti, 15 nm Pd and 60 nm Au by e-
gun evaporation and lift-off. The gate oxide is 8 nm Al2O3 formed by
three steps of 2 nm e-gun evaporated Al naturally oxidised on a hot-
plate. Similarly, the gate, pads and inner CPW line for the inductor were
patterned with e-beam lithography. At 1 GHz the electrical length of the
CPW line connecting the inductor and the G-FET is estimated to be only a
few degrees, and is thus negligible. Important for the noise properties of a
FET is a low gate resistance [9], Rg , which is achieved by increasing the
metal thickness to 500 nm.
The device transfer characteristics at Vds = − 1.25V, Fig. 2a, exhibits
asymmetry with higher contact resistance on the electron branch, due
to hole doping of the channel from the contacts. The optimum bias is
thus at the gate voltage of maximum gm of the hole branch. Under this
operation, the G-FET exhibits a maximum gm = 22 mS, and from the
output characteristics of Fig. 2b, Rds = 1/gd ≈ 100 Ω. The associated
gate leakage, Ig ≈ 10 pA, is beneficial to have a minimum level of shot
Fig. 1 (a) Schematic of the G-FET amplifier including the external bias tees
(b) Photo of the fabricated amplifier, with an inset showing the G-FET itself
noise [9]. Finally, the extracted mobility is µ= 2000 cm2/V s and the
gate capacitance is Cox = 0.5 µF/cm2. Further, S-parameters of the G-
FET were measured on-wafer at 50 Ω utilising an Agilent E8361A PNA,
together with the standard TRL calibration technique. The S-parameters
presented in Fig. 2c are measured at Vds = − 1.25 V in the frequency
range from 10 MHz to 10 GHz for the bare, unmatched G-FET. Without
de-embedding, the device has an fT = 5 GHz and an fmax = 7 GHz and,
since |S21| >1 to 3.3 GHz, there is power gain also at 50 Ω.
Amplifier Design and Characterisation: The final amplifier design was
based on the measured G-FET S-parameters shown in Fig. 2c. The error of
a unilateral gain design, about 1 dB, was considered unacceptable. Instead,
the procedure is illustrated in Fig. 2d, which displays several available
power gain, GA, circles at the design frequency 1 GHz, with Gmax ≈
10 dB at ΓM,s = 0.9∠29 ◦. Clearly, a single series inductor is enough to
match the input and enhance the gain substantially compared to a 50 Ω
system. This simplifies the circuitry and has the advantage of easy DC bias.
The chosen source reflection coefficient, Γs = 0.9∠23 ◦, corresponding to
a series L= 36 nH, is also included. As a consequence, the predicted
available power gain, including the inductor tolerance of 5 %, is close
to the optimum value, with GA = 9 ± 0.5 dB. In order to achieve the
same transducer power gain, GT , the output must be conjugately matched,
according to ΓL = (Γout)∗ = 0.3∠54 ◦. Retaining the output connected to
50 Ω, though, the theoretically achieved value of the transducer power gain
is GT ≈GA − 0.5 dB. Weighing the added complexity with additional
lumped components to the gain improvement, the drain is kept at 50 Ω. A
schematic drawing of the complete amplifier is given in Fig. 1a. Finally, a
standard surface mount inductor (Coilcraft 0402CS), with a specified Q≈
44 at 1 GHz corresponding to Rseries = 5 Ω, was soldered on the input
port. The design frequency is well below the resonance frequency of the
inductor (fres > 2 GHz). In Fig. 1b a photo of the fabricated amplifier is
shown, with an inset of the G-FET.
The matched amplifier S-parameters were measured at Vds = − 1.25 V
in the frequency range from 10 MHz to 1.5 GHz. The resulting input and
output match are |S11| < − 10 dB, Fig. 3a, and |S22| < − 8 dB at the
design frequency. For the input, this is clearly attributed to the matching
network. Most importantly, Fig. 3b presents the gain of the tuned amplifier
to be GT = 9.7 dB at 1 GHz. This is slightly more than the designed
value, since the fabricated amplifier has a Γs closer to ΓM,s. Moreover, the
overall maximum gain is GT = 10.4 dB at 950 MHz. Also, the amplifier
shows good reverse isolation, with |S12| < − 20 dB. Finally, the stability
parameters are calculated with the stability factor K > 1 and the stability
measure b > 0 meaning the amplifier is stable for all frequencies.
In addition, the noise figure of the tuned amplifier was measured at room
temperature, at the same bias point, using an Agilent N8975A noise figure
analyser and the uncertainty assessed according to [10]. It is plotted in Fig.
3b, together with a model fit utilising the Pospieszalski one temperature
model [7] in combination with the direct extraction technique described in
[11]. The frequency independent model temperature, Td of Rds given in
Fig. 2c, represents the intrinsic channel noise. It was extracted using a least
square fit to the most accurately measured noise figures from 500 MHz to
1.2 GHz where GT > 5 dB. The small-signal model in Fig. 3c for the bare
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Fig. 2 (a) Transfer characteristics and transconductance at Vds = − 1.25 V
(b) Output characteristics at Vgs = − 1 V (top) to Vgs = 1 V (bottom)
(c) S-parameters of bare G-FET from 10 MHz to 10 GHz at Vds = − 1.25 V
(d) GA circles at 1 GHz from 0.1 dB to 9.1 dB in steps of 3 dB
Fig. 3 (a) Measured and modelled return loss, S11, of the tuned amplifier
(b) Measured and modelled gain and noise figure of the tuned amplifier
(c) Small-signal and noise parameters for the bare G-FET, including parasitics
(d) Modelled Fmin of the G-FET amplifier from 10 MHz to 1.5 GHz, if tuned
to the optimum source impedance at each frequency
G-FET was extracted according to [8] with resulting S-parameters in Fig.
2c. Particularly at 1 GHz, the noise figure is 6.4 ± 0.4 dB.
Importantly, low-noise and high gain designs in general require different
Γs [9]. Thus, the best possible noise performance in tuning the G-FET
amplifier was estimated with the noise model. The calculated minimum
extrinsic noise figures are presented in Fig. 3d, especially Fmin,ex = 3.3
dB at 1 GHz. Also, the predicted achievable intrinsic noise figures of
the G-FET, in minimising the parasitic resistances, are included in Fig.
3d, particularly Fmin,in = 1 dB at 1 GHz. To reach the performance of
HEMTs with Fmin < 1 dB [12], G-FETs thus need further improvement.
Conclusion: The first G-FET amplifier matched to 50 Ω at microwave
frequencies has been reported, which allowed for a substantial gain
improvement compared to previous work. Noise modelling techniques
were utilised to estimate the minimum noise figure of the G-FET itself.
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